75. D Latch

Solving Approach

How do you plan to solve it?

module d_latch (
    input  EN,
    input  D,
    output reg Q
);
    always @(*) begin
        if ( EN == 1) Q <= D;
    end
endmodule

Was this helpful?