How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); // Write your code here always @(EN or D) begin if(EN==1) Q <= D; else Q <= Q; end endmodule