How do you plan to solve it?
module d_latch ( input EN, input D, output reg Q ); // Write your code here reg qi; always @* begin if(EN) qi = D; else qi = Q; Q = qi; end endmodule