10. Half Adder Design

Implement a 1-bit arithmetic Half Adder circuit matching the provided behavioral reference. The circuit must evaluate two single-bit inputs to compute their mathematical sum and generate the corresponding carry-out signal.

Constraints

• Your complete circuit implementation must contain a maximum of 2 total logic gates.
• You must produce two concurrent output streams using distinct gate types.

Behavioral Reference