module jk_ff ( input CLK, input J, input K, output reg Q ); always @(posedge CLK) begin case ({J, K}) 2'b01 : Q <= 1'b0; 2'b10 : Q <= 1'b1; 2'b11 : Q <= ~Q; default : Q <= Q; endcase end endmodule