How do you plan to solve it?
module jk_ff ( input CLK, input J, input K, output reg Q ); always @(posedge CLK)begin if (!J && !K) Q<=Q; else if (!J && K) Q<=0; else if (J && !K) Q<=1; else if (J && K) Q<=~Q; end endmodule