How do you plan to solve it?
module jk_ff ( input CLK, input J, input K, output reg Q ); // Write your code here always @(posedge CLK) begin if(~J & K) begin Q <= 1'b0; end else if(J & ~K) begin Q <= 1'b1; end else if(J & K) begin Q <= ~Q; end end endmodule