81. JK Flip-Flop

How do you plan to solve it?

module jk_ff (
    input  CLK,
    input  J,
    input  K,
    output reg Q
);
always@(posedge CLK)
begin 
    Q<=(J&(~Q))|((~K)&Q);
end 

endmodule