89. Serial-In Parallel-Out Register

January 4, 2026

Solving Approach

How do you plan to solve it?

Code

module sipo4 (
    input        CLK,
    input        RST,
    input        serial_in,
    output reg [3:0] Q
);
    // Write your code here
    always @(posedge CLK) begin
        if(RST) begin
            Q<=0;
        end
        else begin
            Q<={serial_in, Q[3:1]};
        end
    end
    
endmodule

Was this helpful?