How do you plan to solve it?
module vector_splitter ( input [7:0] in_vec, output [3:0] out1, output [1:0] out2, output out3, output out4 ); assign {out1[3:0], out2[1:0], out3, out4} = in_vec[7:0]; endmodule