assign {out1,out2,out3,out4} = in_vec ;
module vector_splitter ( input [7:0] in_vec, output [3:0] out1, output [1:0] out2, output out3, output out4 ); assign {out1,out2,out3,out4} = in_vec ; endmodule