83. T Flip-Flop

How do you plan to solve it?

module t_ff (
    input  CLK,
    input  T,
    output reg Q
);
always@ (posedge CLK) begin
    if(!T) begin
        Q<=Q;
    end
    else  begin
        Q<=(~Q);
    end
end
endmodule