How do you plan to solve it?
module t_ff ( input CLK, input T, output reg Q ); // Write your code here always @(posedge CLK) if(T) begin Q<= ~Q; end endmodule