How do you plan to solve it?
module t_ff ( input CLK, input T, output reg Q ); // Write your code here always@(posedge CLK) begin if(T==1) Q=~Q; else Q=Q; end endmodule