83. T Flip-Flop

How do you plan to solve it?

module t_ff (
    input  CLK,
    input  T,
    output reg Q
);
always @(posedge CLK)
begin
    case(T)
    1'b0 : Q<=Q;
    1'b1 : Q<=~Q;
    endcase
end

endmodule