How do you plan to solve it?
module t_ff ( input CLK, input T, output reg Q ); // Write your code here always @ (posedge CLK) begin Q <= T ? !Q : Q; end endmodule