EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
9. XOR Gate Using Basic Gates
All Submissions
Back To All Submissions
Previous Submission
Next Submission
AYUSHDAVE
January 2, 2026
Solving Approach
How do you plan to solve it?
Code
module xor_gate ( input a, b, output y ); assign y = a ^ b; endmodule
Was this helpful?
0
Upvote
Downvote