How do you plan to solve it?
module xor_gate( input a, b, output y ); wire c, d, e, f, g; assign c= ~b; assign d = ~a; assign e = c & a; assign f = d & b; assign y = e|f; endmodule