How do you plan to solve it?
module xor_gate(a,b,y); input a,b; output y; wire w1,w2; and a1(w1,a,(~b)); and a2(w2,b,(~a)); or a3(y,w1,w2); endmodule