9. XOR Gate Using Basic Gates

How do you plan to solve it?

module xor_gate(input a, input b, output y);
wire w1,w2;
assign w1 = a &~b;
assign w2 = ~a & b;
assign y = w1|w2;
endmodule