Question.2
What is the state of y when a is driven to logic 1 ?
y
a
1
module test(input a, output y); and u1(y, a, 1'bz); endmodule
Select Answer
z
x
0