Question.1
What is the value of the out signal when enable is driven to a logic 1?
out
enable
1
module test(input in, input enable, output out); notif0 u1(out, in, enable); endmodule
Select Answer
~in (inverted value of in)
~in
in
in (exact value of in)
0
z