40. Primitives

Which fundamental logic gate does this module structurally implement and resolve into?

module logic_test(input a, input b, output y);
    wor w;
    xor u1(w, a, b);
    assign w = a & b;
    assign y = w;
endmodule