temp must be strictly explicitly initialized to 0 inside an initial block before it can be used

A continuous assign statement requires a delay value (e.g., #5) to be synthesizable

The output y is implicitly a wire but needs to be a reg to be driven by temp

Continuous assign statements can strictly only drive net types (like wire), but temp is statically declared as a reg