85. 4-bit Register

November 9, 2025

Solving Approach

How do you plan to solve it?

Code

module reg4 (
    input        CLK,
    input  [3:0] D,
    output reg [3:0] Q
);
// Write your code here
always@(posedge CLK)begin
    Q <= D;
end


endmodule

Was this helpful?