85. 4-bit Register

How do you plan to solve it?

module reg4 (
    input        CLK,
    input  [3:0] D,
    output reg [3:0] Q
);
    always @(posedge CLK)begin
        Q<=D;
    end


endmodule