85. 4-bit Register

How do you plan to solve it?

module reg4 (
    input        clk,
    input  [3:0] d,
    output reg [3:0] q
);
// Write your code here
always@(posedge clk) 
   q <= d ;  
endmodule